Code No. : 3302



	ENGG.	
Time : 3 Hours]	A Star Star Star Star Star Star Star Star	0) = ([Max. Marks : 75
2 No	ote : Answer all questions from Par A. An.	swer any five question
	from Part B.	
	PART – A	(25 Marks)
1. What is the ad	dvantage of a custom chip ?	2 b) Illustrate path sensitizi
2. Draw the timi	ing diagram for $f = x_1 + x_2 x_3$, the input seque	(x_1, x_2) of $(0, 0)$.
(0, 1), (1, 0) a	and $(1, 1)$.	Write short notes on t
3. Draw the n M	OS realization of an AND gate.	2 a) CAD tools.
4. Differentiate	between PAL and PLA.	2 b) ASM charts.
5. Implement X	OR gate using NAND gates only.	2
6. What is a dec	oder ? Give the logical diagram of 2-to-4 dec	coder? 3
7. What is mean	t by edge triggered and level sensitive?	3
8. Give the signi	ificance of FSN (Finite State Machine).	2
9. Draw the gate	ed SR latch with NAND gates.	3
10. List out the fa	ault models.	3
	PART – B	(50 Marks)
11. a) Design the $f(x_1, x_2, x_3)$	e simplest product-of-sums circuit that imp $x_3 = \pi M (0, 2, 5).$	blements the function 5

b) Check the validity of the logic equation

 $(x_1 + x_3)(\overline{x}_1 + \overline{x}_3) = x_1 \cdot \overline{x}_3 + \overline{x}_{1.X_3}.$



12.	a)	Compare and contrast between NMOS, CMOS, Bi-CMOS logic circuits. 5
	b)	What is a macrocell? Give the significance of macrocell in CPLD architecture? 5
13.	a)	Determine the minimal SOP and POS forms for the function.
		$F(W, x, y, z) = \sum_{m} (0, 2, 8, 9, 10, 15) + D(1, 3, 67)$. Use K-Maps. 5
	b)	Design a four-bit comparator oircuit.
14.	W	ith neat timing diagram explain a cour bit synchronous up-counter. 10
15.	a)	Explain the Asynchronous behaviour of SR latch. 5
	b)	Illustrate path sensitizing with an example. 5
16.	Ex	xplain design of a counter using sequential circuit approach. 10
17.	W	Vrite short notes on :
	a)	CAD tools. 4
	b)	A ISM charts.
	c)	E