

**M.V.S.R. Engineering College, Nadergul (P.O), Hyderabad - 501510**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**Time - Table for B.E CSE II / IV Semester - I**

**(Acad. Year 2018-19 from 02 - 07 - 2018)**

**Section-I: Room No - CS 09**

**w. e. f. - 09 - 07 - 2018**

	1	2		3	4		5	6
	09:30 am To 10:30 am	10:30 am To 11:30 am		11:40 am To 12:40 pm	012:40 pm To 01:40 pm		02:15 pm To 03:15 pm	03:15 pm To 04:15 pm
<b>mon</b>	DM (MD)	BE (KD)	<b>B R E A K</b>	DSC++ (SA)	LST (GVK)	<b>L U N C H</b>	DSC++ LAB All Batches (SA,MD,AS,MA)	
<b>tue</b>	LST (GVK)	EM (KRB)		DM (MD)	ES (KSR)		DSC++ LAB Batch-1 (SA , MD) BE LAB Batch-2 (KD) EE LAB Batch-3 ()	
<b>wed</b>	DSC++ LAB Batch-2(SA , MD) BE LAB Batch-3 (KD) EE LAB Batch-1 ()			LST (GVK)	DM (MD)		BE (KD)	DSC++ (SA)
<b>thu</b>	EM (KRB)			DSC++ (SA)	ES (KSR)		BE (KD)	LST (GVK)
<b>fri</b>	EM (KRB)	DM (MD)		DSC++ LAB Batch-3(SA , MD) BE LAB Batch-1 (KD) EE LAB Batch-2 ()			DSC++ (SA)	ES (KSR)
<b>sat</b>								

<b>LAB LOCATIONS:</b>	<b>DSC++ Lab: LAB-2 Ground Floor</b>	<b>BE Lab : ECE Block</b>
	<b>EE Lab : EEE Block Ground Floor Room No. M-11</b>	
<b>Batch-1 : 001 to 024</b>	<b>Batch-2 : 025 to 048</b>	<b>Batch-3 : 049 to 060, 301 to 312</b>

**LEGEND:**

<b>ABRV.</b>	<b>SUBJECT</b>	<b>FACULTY IN-CHARGE</b>
EM	Engineering Mathematics - III	Dr. KRB : K RAMESH BABU
BE	Basic Electronics	KD : K DIVYA
DSC++	Data Structures	SA : S AMULYA
DM	Discrete Mathematics	MD : M. DYNA
LST	Logic and Switchung Theory	GVK : G VIJAY KUMAR
ES	Environmental Sciences	KSR : K SRINATH
EE LAB	Electrical Engineering Lab	
BE LAB	Basic Electronics Lab	BE LAB : K DIVYA
DSC++ LAB	Data Structures Lab	SA , MD, AS, MA : S AMULYA, M DYNA, A SARITHA, M ANUPAMA

<b>TIME TABLE COORDINATOR</b>	<b>CHIEF TIME TABLE COORDINATOR</b>	<b>HOD CSED</b>	<b>PRINCIPAL</b>
-----------------------------------	---	---------------------	------------------

**M.V.S.R. Engineering College, Nadergul (P.O), Hyderabad - 501510**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**Time - Table for B.E CSE II / IV Semester - I**

**(Acad. Year 2018-19 from 02 - 07 - 2018)**

**Section-2: Room No - CS 11**

**w. e. f. - 09 - 07 - 2018**

	1	2		3	4		5	6
	09:30 am To 10.30 am	10:30 am To 11:30 am		11:40 am To 12:40 pm	01:40 pm To 01:40 pm		02:15 pm To 03:15 pm	03:15 pm To 04:15 pm
<b>mon</b>	LST (KVSL)	BE (MSS)	<b>B R E A K</b>	DSC++ LAB Batch-1 (VS , KVSL) BE LAB Batch-2 (MSS) EE LAB Batch-3 ( )		<b>L U N C H</b>	DSC++ (VS)	DM (BJ)
<b>tue</b>	BE (MSS)	DM (BJ)		EM (AN)			LST (KVSL)	ES (KSR)
<b>wed</b>	DSC++ (VS)	ES (KSR)		DM (BJ)	LST (KVSL)		DSC++ LAB All Batches (VS , MD , KP, MA)	
<b>thu</b>	ES (KSR)	DSC++ (VS)		DSC++ LAB Batch-2 (VS , KVSL) BE LAB Batch-3 (MSS) EE LAB Batch-1 ( )			BE (MSS)	EM (AN)
<b>fri</b>	DM (BJ)	LST (KVSL)		EM (AN)	DSC++ (VS)		DSC++ LAB Batch-3 (VS , KVSL) BE LAB Batch-1 (MSS) EE LAB Batch-2 ( )	
<b>sat</b>								

<b>LAB LOCATIONS:</b>	<b>DSC++ Lab: LAB-2 Ground Floor</b>	<b>BE Lab : ECE Block</b>
	<b>EE Lab : EEE Block Ground Floor Room No. M-11</b>	
<b>Batch-1 : 061 to 084</b>	<b>Batch-2 : 085 to 108</b>	<b>Batch-3 : 109 to 120, 313 to 324</b>

**LEGEND:**

<b>ABRV.</b>	<b>SUBJECT</b>	<b>FACULTY IN-CHARGE</b>
EM	Engineering Mathematics - III	Dr. AN : A NEELIMA
BE	Basic Electronics	MSS : M SATYA SAI
DSC++	Data Structures	VS : V SRIDHAR
DM	Discrete Mathematics	BJ: B JANAI AH
LST	Logic and Switchung Theory	KVSL : K V SRI LAKSHMI
ES	Environmental Sciences	KSR : K SRINATH
EE LAB	Electrical Engineering Lab	
BE LAB	Basic Electronics Lab	MSS : M SATYA SAI
DSC++ LAB	Data Structures Lab	VS , MD , KP, MA : V SRIDHAR, M DYNA , K PADMA, M ANUPAMA

<b>TIME TABLE COORDINATOR</b>	<b>CHIEF TIME TABLE COORDINATOR</b>	<b>HOD CSED</b>	<b>PRINCIPAL</b>
-----------------------------------	---	---------------------	------------------

**M.V.S.R. Engineering College, Nadergul (P.O), Hyderabad - 501510**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**Time - Table for B.E CSE II / IV Semester - I**

**(Acad. Year 2018-19 from 02 - 07 - 2018)**

**Section-3: Room No - CS 12**

**w. e. f. - 09 - 07 - 2018**

	1	2		3	4		5	6
	09:30 am To 10.30 am	10:30 am To 11:30 am		11:40 am To 12:40 pm	012:40 pm To 01:40 pm		02:15 pm To 03:15 pm	03:15 pm To 04:15 pm
<b>mon</b>	BE (KR)	EM (DB)	<b>B R E A K</b>	DSC++ (KP)	ES (AS)	<b>L U N C H</b>	LST (KVSL)	DM (BVR)
<b>tue</b>	DSC++ LAB Batch-1 (KP , BVR) BE LAB Batch-2 (KR) EE LAB Batch-3 ()			DM (BVR)	LST (KVSL)		EM (DB)	DSC++ (KP)
<b>wed</b>	DM (BVR)	DSC++ (KP)		DSC++ LAB Batch-2 (KP , BVR) BE LAB Batch-3 (KR) EE LAB Batch-1 ()			ES (AS)	BE (KR)
<b>thu</b>	DSC++ LAB Batch-3 (KP , BVR) BE LAB Batch-1 (KR) EE LAB Batch-2 ()			EM (DB)	ES (AS)		BE (KR)	LST (KVSL)
<b>fri</b>	DSC++ LAB All Batches (KP , SA , VS , MA)			DSC++ (KP)	LST (KVSL)		DM (BVR)	EM (DB)
<b>sat</b>								

<b>LAB LOCATIONS:</b>	<b>DSC++ Lab: LAB-2 Ground Floor</b>	<b>BE Lab : ECE Block</b>
	<b>EE Lab : EEE Block Ground Floor Room No. M-11</b>	
<b>Batch-1 : 121 to 144</b>	<b>Batch-2 : 145 to 168</b>	<b>Batch-3 : 169 to 180, 325 to 336</b>

**LEGEND:**

<b>ABRV.</b>	<b>SUBJECT</b>	<b>FACULTY IN-CHARGE</b>
EM	Engineering Mathematics - III	DB : D BHAGYAMMA
BE	Basic Electronics	KR : K RAMINI
DSC++	Data Structures	KP: K PADMA
DM	Discrete Mathematics	BVR : B VEKATA RAMANA
LST	Logic and Switchung Theory	KVSL : K V SRI LAKSHMI
ES	Environmental Sciences	AS : A SANJAY
EE LAB	Electrical Engineering Lab	
BE LAB	Basic Electronics Lab	KR : K RAMINI
DSC++ LAB	Data Structures Lab	KP , SA , VS , MA : K PADMA, S AMULYA, V SRIDHAR, M ANUPAMA

<b>TIME TABLE COORDINATOR</b>	<b>CHIEF TIME TABLE COORDINATOR</b>	<b>HOD CSED</b>	<b>PRINCIPAL</b>
-----------------------------------	---	---------------------	------------------

**M.V.S.R. Engineering College, Nadergul (P.O), Hyderabad - 501510**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**Time - Table for B.E CSE III / IV Semester - I**

**(Acad. Year 2018-19 from 02 - 07 - 2018)**

**Section-1: Room No - CS 203**

**w. e. f. - 09 - 07 - 2018**

	1	2		3	4		5	6	
	09:30 am To 10.30 am	10:30 am To 11:30 am		11:40 am To 12:40 pm	012:40 pm To 01:40 pm		02:15 pm To 03:15 pm	03:15 pm To 04:15 pm	
<b>mon</b>	ALC (MUK)	OS(AA)	<b>B R E A K</b>	DBMS (AVKP)	MEA( )	<b>L U N C H</b>	DC(KKL)		
<b>tue</b>	MEA( )	CG(TSA)		DBMS LAB Batch-1 (AVKP , AS) OS LAB Batch-2 (AA , KMK)			AI(BS)	AI(BS)	
<b>wed</b>	DC(KKL)	CG(TSA)		ALC (MUK)	AI(BS)		OS(AA)	DBMS (AVKP)	
<b>thu</b>	DBMS (AVKP)	GS		DC(KKL)	CG(TSA)		OS LAB Batch-1 (AA , KMK) CG LAB Batch-2 (TSA , MM)		
<b>fri</b>	MEA( )	ALC (MUK)		AI(BS)	CG(TSA)		GS		
<b>sat</b>	ALC (MUK)	OS(AA)		DBMS LAB batch-2 (AVKP , AS) CG LAB Batch-1 (MM , TSA)					

<b>LAB LOCATIONS:</b>	<b>DBMS Lab: LAB-3 Ground Floor</b>	<b>OS Lab : LAB-4 Ground Floor</b>
	<b>CG Lab : LAB-2 Ground Floor</b>	
<b>Batch-1 : 001 to 036</b>		<b>Batch-2 : 037 to 060, 301 to 312</b>

**LEGEND:**

<b>ABRV.</b>	<b>SUBJECT</b>	<b>FACULTY IN-CHARGE</b>
DBMS	Database Management Systems	AVKP : Dr. A V KRISHNA PRASAD
DC	Data Communications	KKL : K KAVITA LAKSHMI
ALC	Automata, Languages & Computations	MUK : Dr. M UPENDRA KUMAR
OS	Operating Systems	AA : ABDUL AZEEM
CG	Computer Graphics	TSA : T SUJANAVAN
MEA	Managerial Economics and Accountancy	SANJU
AI1	Artificial Intelligence	BS: B SARITHA
GS	Gender Sensitization	
DBMS LAB	Database Management Systems Lab	AVKP , AS : DR A V KRISHNA PRASAD , A.SARITHA
OS LAB	Operating Systems Lab	AA,KMK : ABDUL AZEEM, K MURALI KRISHNA
CG LAB	Computer Graphics Lab	TSA, MM : T SUJANAVAN, M MADHURI

<b>TIME TABLE COORDINATOR</b>	<b>CHIEF TIME TABLE COORDINATOR</b>	<b>HOD CSED</b>	<b>PRINCIPAL</b>
-----------------------------------	---	---------------------	------------------

**M.V.S.R. Engineering College, Nadergul (P.O), Hyderabad - 501510**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**Time - Table for B.E CSE III / IV Semester - I**

**(Acad. Year 2018-19 from 02 - 07 - 2018)**

**Section-2: Room No - CS 13**

**w. e. f. - 09 - 07 - 2018**

	1	2		3	4		5	6
	09:30 am To 10.30 am	10:30 am To 11:30 am		11:40 am To 12:40 pm	012:40 pm To 01:40 pm		02:15 pm To 03:15 pm	03:15 pm To 04:15 pm
<b>mon</b>	CG (KMK)	DBMS (AS)	<b>B R E A K</b>	DBMS LAB Batch-1 (AS , BJ) OS LAB Batch-2 (TSA , DH)		<b>L U N C H</b>		
<b>tue</b>	ALC (MA )			AI (Dr. SB)	OS (Dr.AK)		CG LAB Batch-1 (KMK , HJ) DBMS LAB Batch-2 (AS , BJ)	
<b>wed</b>	DBMS (AS)	OS (Dr.AK)		GS	MEA (MSR)		AI (Dr. SB)	CG (KMK)
<b>thu</b>	AI (Dr. SB)	CG (KMK)		ALC (MA )			DC (TL)	OS (Dr.AK)
<b>fri</b>	DC (TL)	CG (KMK)		DBMS (AS)	MEA (MSR)		OS LAB Batch-1 (TSA , DH) CG LAB Batch-2 (KMK , HJ)	
<b>sat</b>	MEA (MSR)	DC (TL)		GS				

<b>LAB LOCATIONS:</b>	<b>DBMS Lab: LAB-3 Ground Floor</b>	<b>OS Lab : LAB-4 Ground Floor</b>
	<b>CG Lab : LAB-7 First Floor</b>	
<b>Batch-1 : 061 to 096</b>	<b>Batch-2 : 097 to 120, 313 to 324</b>	

**LEGEND:**

<b>ABRV.</b>	<b>SUBJECT</b>	<b>FACULTY IN-CHARGE</b>
DBMS	Database Management Systems	AS : A SARITHA
DC	Data Communications	TL : T LAKSHMI
ALC	Automata, Languages & Computations	MA : M ANUPAMA
OS	Operating Systems	AK : Dr. AKHIL KHARE
CG	Computer Graphics	KMK : K MURALI KRISHNA
MEA	Managerial Economics and Accountancy	MSRR : M S RANGA RAJU
AI1	Artificial Intelligence	SB : Dr. B SANDHYA
GS	Gender Sensitization	
DBMS LAB	Database Management Systems Lab	AS , BJ : A.SARITHA , B JANAIAH
OS LAB	Operating Systems Lab	TSA , DH : T SUJANAVAN , D.HARITHA
CG LAB	Computer Graphics Lab	KMK , HJ : K MURALI KRISHNA , Dr. H JAISREE

<b>TIME TABLE COORDINATOR</b>	<b>CHIEF TIME TABLE COORDINATOR</b>	<b>HOD CSED</b>	<b>PRINCIPAL</b>
-------------------------------	-------------------------------------	-----------------	------------------

**M.V.S.R. Engineering College, Nadergul (P.O), Hyderabad - 501510**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**Time - Table for B.E CSE III / IV Semester - I**

**(Acad. Year 2018-19 from 02 - 07 - 2018)**

**Section-3: Room No - CS 204**

**w. e. f. - 09 - 07 - 2018**

	1	2		3	4		5	6
	09:30 am To 10.30 am	10:30 am To 11:30 am		11:40 am To 12:40 pm	012:40 pm To 01:40 pm		02:15 pm To 03:15 pm	03:15 pm To 04:15 pm
<b>mon</b>	DBMS LAB Batch-1 (GSS , AVKP) OS LAB Batch-2 (DH, TSK)		<b>B R E A K</b>	CG (MM)	DBMS (GSS)	<b>L U N C H</b>	GS	
<b>tue</b>	AI (BS)	DC (TL)		GS	ALC (HJ)		MEA (SANJU/M SR)	CG (MM)
<b>wed</b>	OS (DH)	DBMS (GSS)		CG LAB Batch-1 (MM , TSA) DBMS LAB Batch-2 (GSS , AVKP)			ALC (HJ)	DC (TL)
<b>thu</b>	DC (TL)	CG (MM)		MEA (SANJU/MSR)	AI (BS)		OS (DH)	
<b>fri</b>	CG (MM)	OS (DH)		DBMS (GSS)	ALC (HJ)		AI (BS)	
<b>sat</b>	OS LAB Batch-1 (DH, TSK) CG LAB Batch-2 (MM , TSA)			ALC (HJ)	MEA (SANJU/MSR)			

<b>LAB LOCATIONS:</b>	<b>DBMS Lab: LAB-3 Ground Floor</b>	<b>OS Lab : LAB-4 Ground Floor</b>
	<b>CG Lab : LAB-7 First Floor</b>	
<b>Batch-1 : 121 to 156</b>		<b>Batch-2 : 157 to 180, 325 to 336</b>

**LEGEND:**

<b>ABRV.</b>	<b>SUBJECT</b>	<b>FACULTY IN-CHARGE</b>
DBMS	Database Management Systems	GSS : G SRISAILAM
DC	Data Communications	TL T LAKSHMI
ALC	Automata, Languages & Computations	HJ Dr. H JAYA SREE
OS	Operating Systems	DH : D HARITHA
CG	Computer Graphics	MM : M MADHURI
MEA	Managerial Economics and Accountancy	SANJU/MSR
AI1	Artificial Intelligence	BS : B SARITHA
GS	Gender Sensitization	
DBMS LAB	Database Management Systems Lab	GSS , AVKP: G SRISAILAM, Dr, A V KRISHNA PRASAD
OS LAB	Operating Systems Lab	DH , TSK : D HARITHA, T SRIKANTH
CG LAB	Computer Graphics Lab	MM , TSA : M MADHURI, T SUJANAVAN

<b>TIME TABLE COORDINATOR</b>	<b>CHIEF TIME TABLE COORDINATOR</b>	<b>HOD CSED</b>	<b>PRINCIPAL</b>
-----------------------------------	---	---------------------	------------------

**M.V.S.R. Engineering College, Nadergul (P.O), Hyderabad - 501510**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**Time - Table for B.E CSE IV / IV Semester - I**

**(Acad. Year 2018-19 from 02 - 07 - 2018)**

**Section-1: Room No - 201**

**w. e. f. - 09 - 07 - 2018**

	1	2	3	4		5	6	7
	09:45 am To 10:35 am	10:35 am To 11:25 am	11:25 am To 12:15 pm	12:15 pm To 01:00 pm	01:00 pm To 01:45 pm	01:45 pm To 02:35 pm	02:35 pm To 03:25 pm	03:25 pm To 04:15 pm
<b>mon</b>	AI (SV)	AI (SV)	DS (PS)	SPM/MC1	<b>L U N C H</b>	DS LAB Batch-1 (PS, SP) PAES LAB Batch-2 (DS, TL)		
<b>tue</b>	DS (PS)	IS (TSK)	PAES (DS)					
<b>wed</b>	PAES (DS)	AI (SV)	SPM/MC1			DS (PS)		IS (TSK)
<b>thu</b>	PAES (DS)	DS LAB Batch-2 (PS, SP) PAES LAB Batch-1 (DS, TL)						
<b>fri</b>	SPM/MC1	AI (SV)	IS (TSK)	IS (TSK)		PROJECT SEMINAR		

**LAB LOCATIONS: DS Lab: LAB-7 First Floor**

**EBS LAB : LAB 8 First Floor**

**LEGEND:**

<b>ABRV.</b>	<b>SUBJECT</b>	<b>FACULTY IN-CHARGE</b>
DS	Distributed Systems	PS : P SUBHASHINI
AI2	Artificial Intelligence	SV : V SATHISH
IS	Information Security	TSK : T SRIKANTH
PAE	Principles & Applications of Embedded Systems	DS : D SIRISHA
E-1	Mobile Computing (Elective-1)	VN : VIKRAM NARAYANDAS
	Software Project Management (Elective-1)	MVRJ : M V R JYOTISREE
DS LAB	Distributed Systems Lab	PS, SP : P SUBHASHINI, P SHALINI
ES LAB	Embedded Systems Lab	DS, MLNR : D SIRISHA, M L N REDDY
PRJ	Project Seminar	BVR, AVKP, SAD, SB, JPK, AK : B VEKATA RAMANA, SEHAM ANAND, Dr. B SANDHYA, PROF. J PRASANNA KUMAR, AKHIL KHARE

<b>TIME TABLE COORDINATOR</b>	<b>CHIEF TIME TABLE COORDINATOR</b>	<b>HOD CSED</b>	<b>PRINCIPAL</b>
-----------------------------------	---	---------------------	------------------

**M.V.S.R. Engineering College, Nadergul (P.O), Hyderabad - 501510**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**Time - Table for B.E CSE IV / IV Semester - I**

**(Acad. Year 2018-19 from 02 - 07 - 2018)**

**Section-2: Room No - 205**

**w. e. f. - 09 - 07 - 2018**

	1	2	3	4		5	6	7
	09:45 am To 10:35 am	10:35 am To 11:25 am	11:25 am To 12:15 pm	12:15 pm To 01:00 pm	01:00 pm To 01:45 pm	01:45 pm To 02:35 pm	02:35 pm To 03:25 pm	03:25 pm To 04:15 pm
<b>mon</b>	MC2	DS (SP)	IS (TSK)	SPM/MC1	<b>L U N C H</b>	PROJECT SEMINAR		
<b>tue</b>	MC2	AI (SV)		PAES (PUG)		DS (SP)	IS (TSK)	
<b>wed</b>	IS (TSK)	PAES (PUG)	SPM/MC1			DS LAB Batch-1 (SP, NS) PAES LAB Batch-2 (PUG, MLNR)		
<b>thu</b>		PAES (PUG)	PAES (PUG)	AI (SV)		DS LAB Batch-2 (SP, NS) PAES LAB Batch-1 (PUG, MLNR)		
<b>fri</b>	SPM/MC1	DS (SP)		AI (SV)		MC2		

**LAB LOCATIONS: DS Lab: LAB-7 First Floor**

**PAES LAB : LAB 6 First Floor**

**LEGEND:**

<b>ABRV.</b>	<b>SUBJECT</b>	<b>FACULTY IN-CHARGE</b>
DS	Distributed Systems	SP : P SHALINI
AI2	Artificial Intelligence	SV : V SATHISH
IS	Information Security	TSK : T SRIKANTH
PAE	Principles & Applications of Embedded Systems	PUG : P USHA GAYATRI
E-1	Mobile Computing (Elective-1)	VN : VIKRAM NARAYANDAS
	Software Project Management (Elective-1)	MVRJ : M V R JYOTISREE
DS LAB	Distributed Systems Lab	SP, NS : P SHALINI, N SABITHA
ES LAB	Embedded Systems Lab	PUG,GVK : P USHA GAYATRI, G VIJAY KUMAR
PRJ	Project Seminar	KMK, MUK, SAD, JPK, MH, AK : K MURALI KRISHNA, PROF. J PRASANNA KUMAR, Dr. M HANMANDLU, Dr. M UPENDRA KUMAR, Dr. SEHAM ANAND, AKHIL KHARE

<b>TIME TABLE COORDINATOR</b>	<b>CHIEF TIME TABLE COORDINATOR</b>	<b>HOD CSED</b>	<b>PRINCIPAL</b>
-----------------------------------	---	---------------------	------------------



**M.V.S.R. Engineering College, Nadergul (P.O), Hyderabad - 501510**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**Time - Table for B.E CSE IV / IV Semester - I**

**(Acad. Year 2018-19 from 02 - 07 - 2018)**

**Section-3: Room No - Seminar Hall**

**w. e. f. - 09 - 07 - 2018**

	1	2	3	4		5	6	7
	09:45 am To 10:35 am	10:35 am To 11:25 am	11:25 am To 12:15 pm	12:15 pm To 01:00 pm	01:00 pm To 01:45 pm	01:45 pm To 02:35 pm	02:35 pm To 03:25 pm	03:25 pm To 04:15 pm
<b>mon</b>	MC2	PAES (MLNR)	IS (Dr.MUK)	SPM/MC1	<b>L U N C H</b>	AI (PPP)	DS (NS)	
<b>tue</b>	MC2	DS LAB Batch-1 (NS , PS) PAES LAB Batch-2 (MLNR , GVK)				PAES (MLNR)	AI (PPP)	
<b>wed</b>	AI (PPP)	DS (NS)	SPM/MC1			IS (Dr. MUK)		
<b>thu</b>	DS (NS)	IS (Dr.MUK)	PAES (MLNR)	AI (PPP)		PROJECT SEMINAR		
<b>fri</b>	SPM/MC1	DS LAB Batch-2 (NS , PS) PAES LAB Batch-1 (MLNR , GVK)				MC2		

**LAB LOCATIONS: DS Lab: LAB-7 First Floor**

**PAES LAB : LAB 6 First Floor**

**LEGEND:**

<b>ABRV.</b>	<b>SUBJECT</b>	<b>FACULTY IN-CHARGE</b>
DS	Distributed Systems	NS : N SABITHA
AI2	Artificial Intelligence	PPP : P PHANI PRASAD
IS	Information Security	Dr. MUK : Dr. M UPERNDRA KUMAR
PAE	Principles & Applications of Embedded Systems	MLNR : M L N REDDY
E-1	Mobile Comuting (Elective-1)	VN : VIKRAM NARAYANDAS
	Software Project Management (Elective-1)	MVRJ : M V R JYOTISREE
DS LAB	Distributed Systems Lab	NS , PS : N SABITHA, P SUBASHINI
ES LAB	Embedded Systems Lab	MLNR, TL : M L N REDDY, T LAKSHMI
PRJ	Project Seminar	SAD, DS, HJ, BS, JPK, MH : Dr. SESHAM ANAND, D SIRISHA, Dr. JAYA SREE, B SARITHA, PROF. J PRASANNA KUMAR, Dr. M HANMANDLU

<b>TIME TABLE COORDINATOR</b>	<b>CHIEF TIME TABLE COORDINATOR</b>	<b>HOD CSED</b>	<b>PRINCIPAL</b>
-----------------------------------	-------------------------------------	---------------------	------------------

**M.V.S.R. Engineering College, Nadergul (P.O), Hyderabad - 501510**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**Time - Table for B.E CSE IV / IV Semester - I**

**(Acad. Year 2018-19 from 02 - 07 - 2018 )**

**ELECTIVE TIME TABLE**

**roup A: Room No - CS 201**

**w. e. f. - 09 - 07 - 2018**

Day/Period	1	2	3	4	LUNCH	5	6	7
	09:45 am - 10:35 am	10:35 am- 11:25 am	11:25 am- 12:15 pm	12:15 pm- 01:00 pm		01:00 pm- 01:45 pm	01:45 pm- 02:35 pm	02:35 pm- 03:25 pm
<b>Monday</b>				MC (VN)	LUNCH			
<b>Tuesday</b>								
<b>Wednesday</b>			MC (VN)					
<b>Thursday</b>								
<b>Friday</b>	MC (VN)							
<b>Saturday</b>								

**roup A: Room No - CS 205**

**w. e. f. - 09 - 07 - 2018**

Day/Period	1	2	3	4	LUNCH	5	6	7
	09:45 am - 10:35 am	10:35 am- 11:25 am	11:25 am- 12:15 pm	12:15 pm- 01:00 pm		01:00 pm- 01:45 pm	01:45 pm- 02:35 pm	02:35 pm- 03:25 pm
<b>Monday</b>	MC (VN)				LUNCH			
<b>Tuesday</b>	MC (VN)							
<b>Wednesday</b>								
<b>Thursday</b>								
<b>Friday</b>							MC (VN)	
<b>Saturday</b>								

**roup A: Room No - CS 205**

**w. e. f. - 09 - 07 - 2018**

Day/Period	1	2	3	4	LUNCH	5	6	7
	09:45 am - 10:35 am	10:35 am- 11:25 am	11:25 am- 12:15 pm	12:15 pm- 01:00 pm		01:00 pm- 01:45 pm	01:45 pm- 02:35 pm	02:35 pm- 03:25 pm
<b>Monday</b>				SPM (MVRJ)	LUNCH			
<b>Tuesday</b>								
<b>Wednesday</b>			SPM (MVRJ)					
<b>Thursday</b>								
<b>Friday</b>	SPM (MVRJ)							
<b>Saturday</b>								

**LEGEND : VN - VIKRAM NARAYANDAS**

**MVRJ - M V R JYOTHI SREE**

<b>TIME TABLE COORDINATOR</b>	<b>CHIEF TIME TABLE COORDINATOR</b>	<b>HOD CSED</b>	<b>PRINCIPAL</b>
-----------------------------------	---	---------------------	------------------