## **FACULTY OF ENGINEERING**

## B.E. 4/4 (ECE) I – Semester (New) (Main) Examination, November 2013

Subject : VLSI Design

Time: 3 hours Max. I		5
ı	Note: Answer all questions from Part-A. Answer any FIVE questions from Part-B.	
1.	PART – A (25 Marks) What are the advantages of verilog HDL over C-programming language?	2
2.	Write a verilog program for three input EXOR logic gate in data flow modeling.	3
3.	What are conditional statements in verilog? Give one example.	2
4.	Difference between Mealy and Moore model.	2
5.	Draw the structure of MOS transistor in enhancement mode for the value of $V_{gs} > V_t$ and $V_{ds} > V_{gs} - V_t$ .	2
6.	What are the advantages of transmission gate logic over CMOS logic?	2
7.	Distinguish between CMOS technology and Bi-CMOS technology.	3
8.	What is the effect of threshold voltage on channel length and body effect?	3
9.	What is carry skip adder? Give one example.	3
10	D.Draw IT dynamic RAM read and write operation.	3
11	PART – B (50 Marks)  .a) What are data types which used in verilog? Explain.  b) Write verilog code for two input OR logic, AND logic and NOT logic using NAND gates. Check the functionality of these gates with a stimulus module.	4
12	2.a) Describe multiway branching, using case, case x and case z statements. b) Differences between tasks and functions.	7
13	<ul> <li>B.a) How a MOS transistor behaves in enhancement and depletion modes? Explain with help of V-I characteristics (Assume n-channel transistor).</li> <li>b) Implement the function f(A, B, C, D) = (AB + C)D using CMOS logic. Explain its operation.</li> </ul>	6
14	<ul><li>b.a) Draw and explain nMOS fabrication process.</li><li>b) What is the difference between stick diagram and layout diagram. Draw stick diagram of a CMOS inverter.</li></ul>	6 4
15	<ul><li>i.a) With help of circuit diagram, explain 4-bit barrel shifter.</li><li>b) Design D-Flip-Flop using transmission logic gate.</li></ul>	5 5
16	<ul><li>b.a) How to estimate the delay of CMOS inverter? Give the procedure to obtain the delay.</li><li>b) Draw NOR based ROM memory. Explain its operation.</li></ul>	6 4
17	<ul> <li>7. Write short notes on :</li> <li>a) Synthesis design flow</li> <li>b) Sequential and parallel blocks</li> <li>c) 6T SRAM cell</li> </ul>	4 3 3

\*\*\*\*\*