## 

## Code No. : 6224/O/S

## FACULTY OF INFORMATICS B.E. 4/4 (IT) I Semester (Old) Examination, July 2014 VLSI DESIGN

Time : 3 Hours]

[Max. Marks : 75

**Note** : Answer **all** questions from Part – **A**. Answer **any five** questions from Part – **B**.

		PART-A (2	25 Marks)
1.	W	/hat is Moore's law ?	2
2.	Ex	xplain the operation of transmission gate logic ? Give its truth table.	2
3.	Dr	raw the physical structure of a nMOSFET and indicate all the layers.	2
4.	W	/hat is latch up ? How do you prevent latch up problem in CMOS logic ?	3
5.	W	/hat is lambda ? Give some ( $\lambda$ ) based design rules ?	2
6.	De	efine rise time, fall time ande delay time.	3
7.	Dr	raw Pseudo nMOS logic block diagram. What are the advantages and	
-	dis	sadvantages of this logic.	2
8.	Ex	xplain about NOR based ROM cell.	3
9.	VV	rite verilog model for the half adder.	3
10.	Dr	raw full adder using half adder only.	3
		PART-B (5×10=	50 Marks)
11.	a)	Design a NAND <sub>3</sub> gate using an 8 × 1 mux.	5
	b)	Construct the CMOS logic gate for the function $F = \overline{x(y+z) + y}$ .	5
12.	a)	An interconnect line is made from a material that has a resistivity of $\rho = 4 \mu$ The interconnect is 1200 A° thick. The line has a width of 0.6 $\mu$ m. i) Calculate the sheet resistance Rs of the line.	2-cm.
	h)	I) Find the line resistance for a line of 125 $\mu$ m long.	5 5
13	Fx	xplain the CMOS process flow diagrams	10
14	ے۔ م	Draw and explain the CMOS inverter DC characteristics	.0
	b)	Explain dynamic CMOS logic circuit and what is precharge and evalua charge sharing.	ition 5
15.	a) b)	Explain the operation of SRAM cell and DRAM cell. Compare SRAM with DRAM.	5 5
16.	a)	Discuss about multiple Rung ladder circuit. How to model the RC interco to measure the delay.	nnect 5
	(a	circuit setup.	e and 5
17.	a) b)	What is meant by floor planning and routing explain ? Implement 8 $\times$ 1 mux using 2 $\times$ 1 mux use TG logic.	5 5