FACULTY OF ENGINEERING

B.E. 3/4 (EE/Inst.) I - Semester (Supplementary) Examination, July 2014

Subject : Digital Electronics and Logic Design

Time: 3 hours Max. Marks: 75

Note: Answer all questions from Part-A. Answer any FIVE questions from Part-B.

PART – A (25 Marks)

1	Def	fine incompletely specified function.	3
2		duce the expression $f = \overline{(A + \overline{BC})} (A\overline{B} + ABC)$.	2
3 4		at are the applications of multiplexer? fine the terms: i) propagation delay ii) fan-in and iii) Noise margin	3
5	Hov	w does the look ahead carry adder speeds up the addition process?	2
6	Giv i)	te the two binary numbers $X = 1010100$ and $Y = 1000011$, perform the subtraction X-Y and ii) Y-X by using 2's complement method.	3
7	,	plain about debouncing switch.	3 3 2 3
8		fine ring counter.	2
9 10		at is state diagram? Give an example. t out the applications of registers.	2
		PART – B (50 Marks)	
11		duce the following function to SOP and POS forms using K-map.	10
	f(z)	$A, B, C, D) = \sum (1, 3, 4, 7, 11) + d(5, 12, 13, 14, 15)$	
12		nimize the following function using the tabular method	10
	f(x)	$A, B, C, D = \sum (2,4,6,8,9,10,12,13,15)$	
13		Draw the logic diagram and implement the 4-bit magnitude comparator.	6
	b)	Realize a full adder using NAND gates.	4
14	,	Explain the operation of positive edge triggered SR flip-flop. Describe about general BCD counter.	5 5
15	Implement the following function using PLC		10
. •		$f_1(A, B, C, D) = \sum_{i=0}^{\infty} (0.1, 2, 3, 6, 9, 11)$	
		$f_2(A, B, C, D) = \sum_{n=0}^{\infty} (0,1,6,8,9)$	
		$f_3(A, B, C, D) = \sum (2,3,8,9,11)$	
16	,	Explain about TTL subfamilies.	5
	b)	Discuss the steps involved in synthesis procedure using flip-flops.	5
17	-	Expand $A(\overline{B} + A)$ to maxterms and minterms.	5
	n۱	EVENUE SECUL ESCA ESCA CITALLE ANAMATICA	_ h
