FACULTY OF ENGINEERING

B.E. 3/4 (ECE) II - Semester (Main) Examination, June 2014

Subject: Computer Organization and Architecture

Time: 3 Hours Max.Marks: 75

Note: Answer all questions from Part A. Answer any five questions from Part B. PART – A (25 Marks)

| 1 2 | Define computer organization and computer architecture. Represent the number (+46.5) ₁₀ as a floating point binary number with normalized | (2) |
|------------------|--|-------------------|
| 3 4 5 | faction mantissa 16 bits and exponent 8 bits. Define micro operation and micro instruction. Draw the timing diagram for the following control operation. C_7T_3 : $SC \leftarrow 0$. What are the basic differences between a branch instruction, a call subroutine instruction, and program interrupt. | (3) (2) (3) |
| 6 7 8 9 | Determine the number of clock cycles to process 200 tasks in a six-segment pipeline. What is the difference between isolated I/O and memory-mapped I/O. Explain the need for an I/O interface. What is the advantage of direct mapping over associative mapping in Cache memory | (2) (2) (3) |
| 10 | organization? Draw the block diagram of a memory table for mapping a virtual address. | (3) (2) |
| | PART – B (50 Marks) | |
| 11 | (a) Draw the flow chart for a sign magnitude addition and subtraction algorithm.(b) Explain the Booth's multiplication with an example. | (4) (6) |
| 12 | (a) Explain the all addressing modes of a basic computer.(b) Explain the operation of a address sequencer in a micro programmed control unit. | (6) (4) |
| 13 | (a) Explain various phases of an instruction cycle in detail.(b) A non-pipeline system takes a 50 ns to process a task. The same task can be processed in a six-segment pipeline with a clock cycle of 10 ns. Determine the speed up ratio of the pipeline for 100 tasks. What is the maximum speedup that can be achieved? | (6) (4) |
| 14 | (a) Explain the operation of Daisy chaining method of priority interrupt.(b) Write the sequence of steps to be followed for DMA transfer. | (6) (4) |
| 15 | (a) Explain the virtual memory concept with block diagram.(b) Draw the diagram showing the memory connections to CPU. | (6) (4) |
| 16 | Explain the various elements of Cache design and various mapping techniques used with Cache. | (10) |
| 17 | Write a brief note about any two of the following: a) Non-restoring division b) Array processors c) Asynchronous data transfer. | (10) |
