FACULTY OF ENGINEERING

B.E. 2/4 (CSE) I - Semester (Suppl.) Examination, July 2014

Subject: Computer Architecture

Time: 3 Hours Max.Marks: 75

Note: Answer all questions from Part A. Answer any five questions from Part B. PART – A (25 Marks)

1 2 3 4 5 6 7 8 9	What is meant by Pipelining? Mention different schemes to reduce pipeline branch penalties. What is cache miss and cache hit penalty? What is meant by basic computer instruction format? Define Micro instruction set. What is Data Manipulation? How super computers differ from Micro computer? Define Handshaking? Define virtual memory?	(2) (2) (3) (3) (2) (3) (3) (2) (2)
10	Define page replacement technique and its types.	(3)
PART – B (50 Marks)		
11	Explain instruction cycle with the help of flowchart.	(10)
12	Explain Booth's Algorithm with an example.	(10)
13	How the performance of processor is enhanced with the help of pipelining? Give answer with an example.	(10)
14	Explain the following terms with an example a) Multiplexer b) Full adder	(5) (5)
15	Compare the relative merits of the three cache memory organization a) Direct mapping cacheb) Fully associative cachec) Set associative cache	(10)
16	Explain Hardwired control unit and micro programmed control unit.	(10)
17	Explain the concept of FIFO page replacement algorithm. Implement LRU algorithm for the following page trace with the frame size 4. 0 1 3 6 2 4 5 2 5 0 3 1 2 5 4 1 0	(10)
